Web Based Verification Platform For Electronics Design
Aurora's cloud based verification platform provides a unified web enabled verification environment to perform signal, power and thermal integrity simulation for today's electronics designs. Protocol based SI simulation reduces the verification turn-around time from flow setup, channel simulation to the compliance report generation. Supported protocols include memory interfaces (DDR, LPDDR, ...), SerDes (PCIe, HDMI, ...) and GPIO (I2C, SPI, ...). Power integrity verification supports AC, DC and transient chip-package-system co-simulation, provides what-if analysis and decap optimization.
Based on Aurora’s proprietary SI/PI verification platform that incorporates the industrial leading edge simulation software, our service ensures the simulation accuracy and fast turn-around time. Services include package model extraction, chip-package-system co-simulation, power induced SSN analysis, and PCB layout and decap optimization. Protocols supported include high speed interfaces (DDR, LPDDR, PCIe, HDMI, ...) and GPIO interfaces (I2C, SPI, ...). PI service supports AC, DC and transient analysis including chip power model, package model extraction and PCB PDN.
Is an SI module specialized for high speed memory interfaces. It automatically identifies the interface signals, perform simulation and generates JEDEC compliance report. The analysis includes impedance, delay/skew, crosstalk and eye diagram generation
Is an SI module specialized for SerDes interfaces. The analysis includes s-parameter model extraction, insertion/return loss, cross talk, TDR, IBIS-AMI simulation with equalization, eye diagram simulation and compliance based report generation.
Is an SI module specialized for GPIO interfaces including I2C、SPI and etc. Its analysis includes multi-PCB support, end-to-end channel analysis, different I/O driver models (push-pull, open drain/source) and various types of level shifters.
Is a PI verification module for system level power integrity analysis from chip, package to PCB. The simulation includes PDN model extraction, AC, DC and transient analysis. It supports decap what-if analysis and automatic optimization for a given target impedance
email: firstname.lastname@example.org phone: +1 (888) 688 8330
address: 19925 Stevens Creek Blvd, Suite 100, Cupertino CA 95014, USA